summaryrefslogtreecommitdiff
path: root/PinLock.rules
diff options
context:
space:
mode:
Diffstat (limited to 'PinLock.rules')
-rw-r--r--PinLock.rules94
1 files changed, 94 insertions, 0 deletions
diff --git a/PinLock.rules b/PinLock.rules
new file mode 100644
index 0000000..1774b96
--- /dev/null
+++ b/PinLock.rules
@@ -0,0 +1,94 @@
+
+(rules PCB PinLock
+ (snap_angle
+ fortyfive_degree
+ )
+ (autoroute_settings
+ (fanout off)
+ (autoroute on)
+ (postroute on)
+ (vias on)
+ (via_costs 50)
+ (plane_via_costs 5)
+ (start_ripup_costs 100)
+ (start_pass_no 889)
+ (layer_rule F.Cu
+ (active on)
+ (preferred_direction horizontal)
+ (preferred_direction_trace_costs 1.0)
+ (against_preferred_direction_trace_costs 2.2)
+ )
+ (layer_rule B.Cu
+ (active on)
+ (preferred_direction vertical)
+ (preferred_direction_trace_costs 1.0)
+ (against_preferred_direction_trace_costs 1.8)
+ )
+ )
+ (rule
+ (width 250.0)
+ (clear 200.2)
+ (clear 125.0 (type smd_to_turn_gap))
+ (clear 50.0 (type smd_smd))
+ )
+ (padstack "Via[0-1]_800:400_um"
+ (shape
+ (circle F.Cu 800.0 0.0 0.0)
+ )
+ (shape
+ (circle B.Cu 800.0 0.0 0.0)
+ )
+ (attach off)
+ )
+ (via
+ "Via[0-1]_800:400_um" "Via[0-1]_800:400_um" default
+ )
+ (via
+ "Via[0-1]_800:400_um-kicad_default" "Via[0-1]_800:400_um" "kicad_default"
+ )
+ (via_rule
+ default "Via[0-1]_800:400_um"
+ )
+ (via_rule
+ "kicad_default" "Via[0-1]_800:400_um-kicad_default"
+ )
+ (class default
+ (clearance_class default)
+ (via_rule default)
+ (rule
+ (width 250.0)
+ )
+ (circuit
+ (use_layer F.Cu B.Cu)
+ )
+ )
+ (class "kicad_default"
+ Vss "Net-(C0-Pad1)" Vdd "Net-(C3-Pad1)" "Net-(C4-Pad1)" NRST "Net-(D0-Pad2)" "Net-(D1-Pad2)"
+ "Net-(D2-Pad2)" "Net-(D3-Pad2)" "Net-(D4-Pad2)" "Net-(D5-Pad2)" "Net-(D6-Pad2)" "Net-(D7-Pad2)" "Net-(DISP0-Pad10)" "Net-(DISP0-Pad7)"
+ "Net-(DISP0-Pad6)" "Net-(DISP0-Pad4)" "Net-(DISP0-Pad2)" "Net-(DISP1-Pad10)" "Net-(DISP1-Pad7)" "Net-(DISP1-Pad6)" "Net-(DISP1-Pad4)" "Net-(DISP1-Pad2)"
+ "Net-(DISP2-Pad10)" "Net-(DISP2-Pad7)" "Net-(DISP2-Pad6)" "Net-(DISP2-Pad4)" "Net-(DISP2-Pad2)" "Net-(DISP3-Pad10)" "Net-(DISP3-Pad7)" "Net-(DISP3-Pad6)"
+ "Net-(DISP3-Pad4)" "Net-(DISP3-Pad2)" "Net-(J0-PadMP)" "Net-(J1-Pad6)" "Net-(J1-Pad3)" "Net-(J1-Pad4)" "Net-(J1-Pad2)" TDI
+ TMS TDO TCK MOSI SCK MISO RXD TXD
+ "Net-(J5-Pad8)" "Net-(J5-Pad7)" "Net-(J5-Pad6)" "Net-(J5-Pad5)" "Net-(J5-Pad4)" "Net-(J5-Pad3)" "Net-(J5-Pad2)" "Net-(J5-Pad1)"
+ "Net-(R1-Pad2)" "Net-(R2-Pad2)" "Net-(R3-Pad2)" "Net-(R4-Pad2)" "Net-(R5-Pad2)" "Net-(R6-Pad2)" "Net-(R7-Pad2)" "Net-(R8-Pad2)"
+ "Net-(R9-Pad2)" "Net-(R10-Pad2)" "Net-(R11-Pad2)" "Net-(R12-Pad2)" "Net-(R13-Pad2)" "Net-(R14-Pad2)" "Net-(R15-Pad2)" "Net-(R16-Pad2)"
+ "Net-(R17-Pad2)" "Net-(R18-Pad2)" "Net-(R19-Pad2)" "Net-(R20-Pad2)" "Net-(R21-Pad2)" "Net-(R22-Pad2)" "Net-(R23-Pad2)" "Net-(R24-Pad2)"
+ "Net-(R25-Pad2)" "Net-(R26-Pad2)" "Net-(R27-Pad2)" "Net-(R28-Pad2)" "Net-(R29-Pad1)" "Net-(R30-Pad1)" "Net-(R31-Pad1)" "Net-(R32-Pad1)"
+ "Net-(R33-Pad1)" "Net-(R34-Pad1)" "Net-(R35-Pad1)" "Net-(R36-Pad1)" "/Display/CHAR0_0" "/Display/CHAR0_1" "/Display/CHAR0_2" "/Display/CHAR0_3"
+ "/Display/CHAR1_0" "/Display/CHAR1_1" "/Display/CHAR1_2" "/Display/CHAR1_3" "/Display/CHAR2_0" "/Display/CHAR2_1" "/Display/CHAR2_2" "/Display/CHAR2_3"
+ "/Display/CHAR3_0" "Net-(R_C0-Pad1)" "Net-(R_C1-Pad1)" "Net-(R_C6-Pad1)" "Net-(R_C7-Pad1)" LOAD ROWS COLUMNS
+ "CLK_BUTTONS" STATUS "CLK_STATUS" "Net-(U6-Pad13)" "Net-(U6-Pad12)" "Net-(U6-Pad11)" "Net-(U6-Pad10)" "Net-(U7-Pad14)"
+ "Net-(U7-Pad12)" "Net-(U7-Pad11)" "Net-(U7-Pad10)" "Net-(U7-Pad1)" "Net-(DISP0-Pad1)" "Net-(DISP0-Pad5)" "Net-(DISP0-Pad8)" "Net-(DISP0-Pad11)"
+ "Net-(DISP0-Pad12)" "Net-(DISP0-Pad13)" "Net-(DISP1-Pad13)" "Net-(DISP1-Pad12)" "Net-(DISP1-Pad11)" "Net-(DISP1-Pad8)" "Net-(DISP1-Pad5)" "Net-(DISP1-Pad1)"
+ "Net-(DISP2-Pad1)" "Net-(DISP2-Pad5)" "Net-(DISP2-Pad8)" "Net-(DISP2-Pad11)" "Net-(DISP2-Pad12)" "Net-(DISP2-Pad13)" "Net-(DISP3-Pad13)" "Net-(DISP3-Pad12)"
+ "Net-(DISP3-Pad11)" "Net-(DISP3-Pad8)" "Net-(DISP3-Pad5)" "Net-(DISP3-Pad1)"
+ (clearance_class "kicad_default")
+ (via_rule kicad_default)
+ (rule
+ (width 250.0)
+ )
+ (circuit
+ (use_layer F.Cu B.Cu)
+ )
+ )
+) \ No newline at end of file